Answer Happy

(b) Fill in the missing text (indicated by the dotted lines) required to complete the description of the counter. Rst 1 0 0 0 Clk Q3 Q2 Q, Q. Х 0 0 0 0 0 0 0 1 FO 0 1 1 $0 1 1 1 1 1 1 1 $ 1 1 1 0 f 1 1 0 0 1 0 0 0 Table B2a 0 0 0 0
Listing B2a - Complete the listing below. module QB2a_Counter(input Clk, Rst, output Qo, Q1, Q2, Q3); wire DO, D1, D2, D3; DFF DFFOC......); DFF DFF1......); DFF DFF2(.....); DFF DFF3 (.....); assign DO = ...... assign D1 assign D2 = assign D3 = BB endmodule (8 marks) Figure B2b shows a digital clock waveform. Making use of the following Verilog-HDL keywords: begin end initial forever
Write down a sequential block to generate a continuous clock on signal 'Cik', given the declarations: "timescale 1 ns/1ns reg Clk; 50 n5 * 50 ns lons Figure B2b 13 marks