Page 1 of 1
Exercise 4: clk a-reg_z Z DOD PE 177 cik-> reg_z Consider now the inclusion of a DFF at the output of the circuit design
Posted: Tue Jun 07, 2022 12:53 pm
by answerhappygod
- Exercise 4 Clk A Reg Z Z Dod Pe 177 Cik Reg Z Consider Now The Inclusion Of A Dff At The Output Of The Circuit Design 1 (41.91 KiB) Viewed 30 times
Exercise 4: clk a-reg_z Z DOD PE 177 cik-> reg_z Consider now the inclusion of a DFF at the output of the circuit designed above, producing a registered signal (reg_z). a) Copy the waveform for z from the previous exercise to figure 2.10d, then draw the waveform for reg_z. b) Write a VHDL code for this circuit. Note that now a "process" is needed. c) Compile your code, then simulate it with the same waveforms given for a, b, and c in figure 2.10b and check whether the resulting waveform for reg_z matches yours. d