Consider the following state transition diagram with inputs S and X and one Moore output z: S=0 T₂ S=1 Z=1 To T₁ Z=0 Z=1
Posted: Tue Jun 07, 2022 11:50 am
Consider the following state transition diagram with inputs S and X and one Moore output z: S=0 T₂ S=1 Z=1 To T₁ Z=0 Z=1 X=0 T3 Z=1 X=1 (a) design a logic circuit implementation of this FSM using D flip-flops. (b) what is the maximum duration (expressed in number of clocks) of a start input "s" to ensure a single iteration from To back to To?