Page 1 of 1
7-3. *A 64K × 16 RAM chip uses coincident decoding by splitting the internal decoder into row select and column select.
Posted: Tue Jun 07, 2022 9:07 am
by answerhappygod
- 7 3 A 64k 16 Ram Chip Uses Coincident Decoding By Splitting The Internal Decoder Into Row Select And Column Select 1 (75.09 KiB) Viewed 33 times
7-3. *A 64K × 16 RAM chip uses coincident decoding by splitting the internal decoder into row select and column select. (a) Assuming that the RAM cell array is square, what is the size of each decoder, and how many AND gates are required for decoding an address? (b) Determine the row and column selection lines that are enabled when the input address is the binary equivalent of (32000)10.