Answer Happy

Computer Architecture Please Answer the question honestly and do
not spam me please. DoNOT copy paste from other Questions
Q2: (7.5+2.5 marks) Execute the following assembly code on a MIPS with a scoreboard and register the respective cycle number in the table. INT unit:2 Units available: FP MUL unit: 1 FP DIV unit: 1 FP ADD/SUB unit: 1 Observe the following execution lengths for different execution units: FP ADD/SUB: 4 CC FP MUL: 7 CC FP DIV: 40 CC INT ALU op: 1 CC LD/SD: 2CC IS RO EXE WR Comments (Mention different hazards stalling the pipeline) MUL.D F8, F6, F2 DIV.D F8, F2, F4 SUB.D F2, F8, F9 S.D F2, 0(R3) ADD.D F1, F2, F15 L.D F1, 0(R7) Q2(b): (2.5 marks) Show how do the scoreboard status tables look like at the end of the 9th clock cycle. Functional Unit Status Table Number Name Busy Op Fi(Dst) Fj(Src1) Fk(Src2) Qj Qk Rj(Fig) Rk(Fig) Register Status Table FO F1 F2 F3 F4 F5 F6 F7 F8 F9 F10 F11 F12 F13 F14 F15