Page 1 of 1
2 Figure Q2 shows a 74LS163, an integrated circuit 4-bit synchronous binary 15 counter. An active-LOW clear input will s
Posted: Thu Jun 02, 2022 8:43 am
by answerhappygod
- 2 Figure Q2 Shows A 74ls163 An Integrated Circuit 4 Bit Synchronous Binary 15 Counter An Active Low Clear Input Will S 1 (82.73 KiB) Viewed 16 times
2 Figure Q2 shows a 74LS163, an integrated circuit 4-bit synchronous binary 15 counter. An active-LOW clear input will synchronously reset the counter. ENT and ENP are two enable inputs. Design a divide-by-48 counter using two cascaded 74LS163 counters (one for a modulus-8 counter and the other for a modulus-6 counter). This counter has an output Y which is HIGH only at the maximum count. Do D₁ D₂ D3 CLR CTR DIV 16 LOAD ENT -RCO ENP CLK C TC = 15 ¶¶¶ lo Q1 Q₂ Q3 Figure Q2