1 For The Boolean Expression Below Y Abcd Abcd Abcd Abcd Abcd Abcd Abcd Abcd Abcd Abcd 2 Pts A Fill The Truth Tabl 1 (85.18 KiB) Viewed 23 times
1. For the Boolean expression below: Y=ABCD+ABCD+ABCD+ABCD+ABCD+ABCD+ABCD+ABCD+ABCD+ABCD "2 Pts." a) Fill the truth table. "4 Pts." b) Minimize the circuit by using Karnaugh map. "2 Pts." c) Draw the logic circuit after minimizing. D C B A Y
Write True or False. C d e f g h i c) The basic de-multiplexer has several data-input lines and a single output line. d) The latch is a temporary storage device that has one stable state (mono-stable). e) There is no difference between latches and flip-flops. f) Positive edge-triggered flip-flop changes state either at the rising edge only. g) JK master slave Flip-Flops need complete clock pulse) to change its state. h) A Serial In, Parallel Out shift register has a single input and a single output. i) A ring counter takes the serial output of the last Flip-Flop of a shift register and provides it to the serial input of the first Flip-Flop. 1/6 + u der a
Join a community of subject matter experts. Register for FREE to view solutions, replies, and use search function. Request answer by replying!