Answer Happy

The Figure below shows multiple modules for memory organization connected to common memory address and data buses. Address bus MO M1 M2 M3 1 AR AR AR AR 1 Memory array Memory array Memory array Memory array DR DR DR DR Data bus he memory.