Answer Happy

Posted: **Sun May 15, 2022 7:42 pm**

: 3 Discretize The Controller Of Problem 2 Using A Forward Difference With A Sample Period Of T 0 1s And Assuming The 1 (36 KiB) Viewed 41 times

THE FOLLOWING PICTURE IS QUESTION TWO STATED IN THE PROBLEM
ABOVE. PLEASE DO NOT SOLVE BELOW, ONLY ABOVE

: 3 Discretize The Controller Of Problem 2 Using A Forward Difference With A Sample Period Of T 0 1s And Assuming The 2 (53.01 KiB) Viewed 41 times

3. Discretize the controller of Problem #2 using a forward difference with a sample period of T = 0.1s and assuming the control topology shown below. Predict the steady state error to a unit ramp unit. [50 Points] R(2) Ez) U(z) Y(z) C(z) DAC G(S) ADC GAS (3)

2. Assume the unity feedback system shown below Reference Input + Controller Output Plant lag S 1 with analog plant G(s)=; , and design an analog controller of the form [50 Points] (5+1)(s +5) K(s+zlead)(s+z.) C(s)= to simultaneously yield the following time domain specifications to (s+ Piead)(s+ Pies) a step input: f) Zero steady-state error g) 2% settling time to 0.8 seconds h) Percent overshoot equal to 4.3%