Page 1 of 1
a) Draw the schematic of Y = A + B . C + D. E. F in static CMOS with proper sizing, i.e. pull up and pull down paths res
Posted: Sun May 15, 2022 2:12 pm
by answerhappygod
- A Draw The Schematic Of Y A B C D E F In Static Cmos With Proper Sizing I E Pull Up And Pull Down Paths Res 1 (121.39 KiB) Viewed 58 times
a) Draw the schematic of Y = A + B . C + D. E. F in static CMOS with proper sizing, i.e. pull up and pull down paths resistance of the designed circuit is equal to pull up and pull down paths resistance of the unit sized CMOS inverter. Assume Resistance of the PMOS is twice of Resistance of NMOS transistor. b) Evaluate the falling propagation delay of part a of Question 1 using Elmore's delay model, initially A=0, B=1, C=0, D=1, E=1 and F=0 after sometime F is set it as 1 and remaining inputs (A to E) are not changed.