Consider the following memory design, which is a RAM (read and write memory design) having 2-bit data lines and 1-bit ad
Posted: Sun May 15, 2022 8:24 am
Consider the following memory design, which is a RAM (read and write memory design) having 2-bit data lines and 1-bit address line. For designing a "new" memory building block system, assume the data lines changes to 8-bit and the address lines changes to 4-bit: DB + 1. (4 pts) What will be the size of each Mux in the new building block? 2. (4 pts) How many Mux will be needed in the new building block? 3. (8 pts) How many buildings block of the new memory system is needed to pack (maximize) a computer system with address bus of 8-bit and data bus of 16 bit. Assume world addressing (each address access a world of 16-bit).